mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 20:18:20 +00:00
7 lines
141 B
Verilog
7 lines
141 B
Verilog
module top(input [1:0] a, output [1:0] b, output c, output d, output e);
|
|
assign b = a;
|
|
assign c = ^a;
|
|
assign d = ~c;
|
|
assign e = d;
|
|
endmodule
|