mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-08 23:21:20 +00:00
Code Activity
yosys/techlibs/intel
History
Emil J. Tywoniak 8042d0dc77 Revert "intel: register bram celltypes" 
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-07-17 23:38:01 +02:00
..
common End of file fix 2026-06-23 07:23:41 +02:00
cyclone10lp End of file fix 2026-06-23 07:23:41 +02:00
cycloneiv End of file fix 2026-06-23 07:23:41 +02:00
cycloneive End of file fix 2026-06-23 07:23:41 +02:00
max10 End of file fix 2026-06-23 07:23:41 +02:00
CMakeLists.txt synth_intel: fix broken dsp mapping 2026-06-22 17:51:26 +02:00
synth_intel.cc Revert "intel: register bram celltypes" 2026-07-17 23:38:01 +02:00