mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
5 lines
65 B
Plaintext
5 lines
65 B
Plaintext
read_verilog <<EOT
|
|
module top(input [-128:-65] a);
|
|
endmodule
|
|
EOT
|