yosys/tests/verilog/genfor_decl_no_sv.ys at ec8b745929cd02710b2d6a2f995b46c64ff54b75 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow b2e9717419 sv: support declaration in generate for initialization

This is accomplished by generating a unique name for the genvar,
renaming references to the genvar only in the loop's initialization,
guard, and incrementation, and finally adding a localparam inside the
loop body with the original name so that the genvar can be shadowed as
expected.

2021-08-31 12:34:55 -06:00

8 lines

215 B

Plaintext

Raw Blame History

 logger -expect error "Generate for loop inline variable declaration is only supported in SystemVerilog mode!" 1
 read_verilog <<EOT
 module top;
     for (genvar i = 1; i < 10; i = i + 1)
         wire x;
 endmodule
 EOT