mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
22 lines
295 B
Plaintext
22 lines
295 B
Plaintext
read_verilog -sv <<EOT
|
|
module doubleslash
|
|
(input logic a,
|
|
input logic b,
|
|
output logic z);
|
|
|
|
logic \a//b ;
|
|
|
|
assign \a//b = a & b;
|
|
assign z = ~\a//b ;
|
|
|
|
endmodule : doubleslash
|
|
EOT
|
|
|
|
hierarchy
|
|
proc
|
|
opt -full
|
|
|
|
write_verilog doubleslash.v
|
|
design -reset
|
|
read_verilog doubleslash.v
|