yosys/tests/verilog/absurd_width_const.ys at ec8b745929cd02710b2d6a2f995b46c64ff54b75 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00

Zachary Snow c18ddbcd82 verilog: impose limit on maximum expression width

Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.

2021-03-04 15:20:52 -05:00

17 lines

279 B

Plaintext

Raw Blame History

 logger -expect error "Expression width 1073741824 exceeds implementation limit of 16777216!" 1
 read_verilog <<EOF
 module top(
     output out
 );
     assign out =
         {1024 {
         {1024 {
         {1024 {
 'b1
         }}
         }}
         }}
         ;
 endmodule
 EOF