mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 09:04:08 +00:00
34 lines
440 B
Plaintext
34 lines
440 B
Plaintext
read_verilog <<EOT
|
|
|
|
module top(input clk, input rst);
|
|
|
|
reg [1:0] state;
|
|
|
|
always @(posedge clk, posedge rst) begin
|
|
if (rst)
|
|
state <= 0;
|
|
else
|
|
case (state)
|
|
2'b00: state <= 2'b01;
|
|
2'b01: state <= 2'b10;
|
|
2'b10: state <= 2'b00;
|
|
endcase
|
|
end
|
|
|
|
sub sub_i(.i(state == 0));
|
|
|
|
endmodule
|
|
|
|
|
|
(* blackbox, keep *)
|
|
module sub(input i);
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
|
fsm
|
|
|
|
# Make sure there is a driver
|
|
select -assert-any t:sub %ci %a w:* %i %ci c:* %i
|