yosys/tests/various/attrib05_port_conn.ys at ec8b745929cd02710b2d6a2f995b46c64ff54b75 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-05 09:04:08 +00:00

Maciej Kurc b79bd5b3ca Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.

Signed-off-by: Maciej Kurc <mkurc@antmicro.com>

2019-06-04 10:42:42 +02:00

3 lines

64 B

Plaintext

Raw Blame History

	`# Read and parse Verilog file`
	`read_verilog attrib05_port_conn.v`