mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
11 lines
159 B
Verilog
11 lines
159 B
Verilog
module genblock_port_shadow_top(x);
|
|
generate
|
|
if (1) begin : blk
|
|
wire x;
|
|
assign x = 0;
|
|
end
|
|
endgenerate
|
|
output wire x;
|
|
assign x = blk.x;
|
|
endmodule
|