mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
51 lines
479 B
Verilog
Executable file
51 lines
479 B
Verilog
Executable file
`timescale 1ns/1ns
|
|
module tb_dlatch();
|
|
reg clk = 0;
|
|
reg en = 0;
|
|
reg d = 0;
|
|
wire q;
|
|
|
|
dlatch uut(.d(d),.en(en),.q(q));
|
|
|
|
always
|
|
#(5) clk <= !clk;
|
|
|
|
initial
|
|
begin
|
|
$dumpfile("tb_dlatch");
|
|
$dumpvars(0,tb_dlatch);
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
en = 1;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
d = 1;
|
|
#10
|
|
d = 0;
|
|
#10
|
|
$finish;
|
|
end
|
|
endmodule
|