mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
5ea2c6e6e5
Co-authored-by: Miodrag Milanovic <mmicko@gmail.com> Co-authored-by: Roland Coeurjoly <rolandcoeurjoly@gmail.com>
9 lines
98 B
Verilog
9 lines
98 B
Verilog
module simple_assign (
|
|
input wire in,
|
|
output wire out
|
|
);
|
|
|
|
assign out = in;
|
|
|
|
endmodule
|