mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
7 lines
98 B
Verilog
7 lines
98 B
Verilog
module dlatch( input d, en, output reg q );
|
|
always @* begin
|
|
if ( en )
|
|
q = d;
|
|
end
|
|
endmodule
|