mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
9 lines
153 B
Verilog
9 lines
153 B
Verilog
module adffe( input d, clk, rst, en, output reg q );
|
|
always @( posedge clk, posedge rst )
|
|
if (rst)
|
|
q <= 0;
|
|
else
|
|
if (en)
|
|
q <= d;
|
|
endmodule
|