mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
7f033d3c1f
Covers most of the todo list, at least functionally. Some minor issues with not always using hardware features.
32 lines
436 B
Plaintext
32 lines
436 B
Plaintext
ram block \RAM_9b1B {
|
|
cost 64;
|
|
abits 7;
|
|
widths 1 2 4 9 18 per_port;
|
|
byte 9;
|
|
|
|
ifdef INIT_NONE {
|
|
option "INIT" "NONE" {
|
|
init none;
|
|
}
|
|
} else ifdef INIT_ZERO {
|
|
option "INIT" "ZERO" {
|
|
init zero;
|
|
}
|
|
} else ifdef INIT_NO_UNDEF {
|
|
option "INIT" "NO_UNDEF" {
|
|
init no_undef;
|
|
}
|
|
} else ifdef INIT_ANY {
|
|
option "INIT" "ANY" {
|
|
init any;
|
|
}
|
|
}
|
|
|
|
port sw "W" {
|
|
clock anyedge;
|
|
}
|
|
port sr "R" {
|
|
clock anyedge;
|
|
}
|
|
}
|