mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 01:24:10 +00:00
4 lines
42 B
Plaintext
4 lines
42 B
Plaintext
module SRAM (CE1);
|
|
input CE1;
|
|
endmodule
|