mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
3d6b8b8e1a
* `misc/__init__.py`: * checks if there's a `yosys-abc` in the same directory - if yes, sets the variable `sys._pyosys_abc` * checks if there's a `share` in the same directory - if yes, sets the variable `sys._pyosys_share_dirname` * `yosys.cc::init_share_dirname`: check for `sys._pyosys_share_dirname`, use it at the highest priority if Python is enabled * `yosys.cc::init_abc_executable_name`: check for `sys._pyosys_abc`, use it at at the highest priority if Python is enabled * `Makefile`: add new target, `share`, to only create the extra targets * `setup.py`: compile libyosys.so, yosys-abc and share, and copy them all as part of the pyosys build * `test/arch/ecp5/add_sub.py`: ported `add_sub.ys` to Python to act as a test for the share directory and abc with Python wheels, used in CI
21 lines
761 B
Python
21 lines
761 B
Python
import os
|
|
from pyosys import libyosys as ys
|
|
|
|
__dir__ = os.path.dirname(os.path.abspath(__file__))
|
|
add_sub = os.path.join(__dir__, "..", "common", "add_sub.v")
|
|
|
|
base = ys.Design()
|
|
ys.run_pass(f"read_verilog {add_sub}", base)
|
|
ys.run_pass("hierarchy -top top", base)
|
|
ys.run_pass("proc", base)
|
|
ys.run_pass("equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5", base)
|
|
|
|
postopt = ys.Design()
|
|
ys.run_pass("design -load postopt", postopt)
|
|
ys.run_pass("cd top", postopt)
|
|
ys.run_pass("select -assert-min 25 t:LUT4", postopt)
|
|
ys.run_pass("select -assert-max 26 t:LUT4", postopt)
|
|
ys.run_pass("select -assert-count 10 t:PFUMX", postopt)
|
|
ys.run_pass("select -assert-count 6 t:L6MUX21", postopt)
|
|
ys.run_pass("select -assert-none t:LUT4 t:PFUMX t:L6MUX21 %% t:* %D", postopt)
|