yosys/tests/verilog/signed_concat.ys at ec42748e6609e3d23d8013a70def00362a6c291f - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 03:16:22 +00:00

Zachary Snow 83cd19678e verilog: indirect AST_CONCAT and AST_TO_UNSIGNED port connections

- AST_CONCAT and AST_TO_UNSIGNED are always unsigned, but may generate
  RTLIL that exclusively reference a signed wire.
- AST_CONCAT may also contain a memory write.

2026-01-13 16:42:09 +01:00

7 lines

118 B

Text

Raw Blame History

 read_verilog signed_concat.v
 hierarchy
 proc
 flatten gate
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert