mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-29 18:52:30 +00:00
eb5da87d52
Filling out the hardware mapping sections, and actually highlighting the changes in schematics instead of just the memory block. Also includes Part 4 of the coarse-grain rep, looking at `memory_collect` and putting the `synth_ice40 -top fifo -run :map_ram` command in its own (sub)section. Includes a `no_rw_check` section label in `memory.rst` for reference (because I can't remember how to reference by heading). Not sure about the opt output after map_ram section which has an open TODO, and the final steps section is also still open. |
||
|---|---|---|
| .. | ||
| _downloads | ||
| _images | ||
| _static | ||
| _templates | ||
| appendix | ||
| code_examples | ||
| getting_started | ||
| using_yosys | ||
| yosys_internals | ||
| appendix.rst | ||
| bib.rst | ||
| cmd_ref.rst | ||
| conf.py | ||
| index.rst | ||
| introduction.rst | ||
| literature.bib | ||
| requirements.txt | ||
| test_suites.rst | ||