mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-15 03:35:40 +00:00
12 lines
661 B
Text
12 lines
661 B
Text
read_verilog ../common/tribuf.v
|
|
hierarchy -top tristate
|
|
proc
|
|
tribuf
|
|
flatten
|
|
synth
|
|
equiv_opt -assert -map prims.v -map +/simcells.v synth_fabulous -ff $_DFF_P_ x -ff $_DLATCH_?_ x -extra-plib prims.v -cells-map cells_map.v -arith-map arith_map.v -extra-map ff_map.v -extra-map latches_map.v -extra-map io_map.v # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd tristate # Constrain all select calls below inside the top module
|
|
select -assert-count 3 t:IO_1_bidirectional_frame_config_pass
|
|
select -assert-max 1 t:LUT1
|
|
select -assert-none t:IO_1_bidirectional_frame_config_pass t:LUT1 %% t:* %D
|