3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-11 08:32:04 +00:00
yosys/techlibs/analogdevices
Krystine Sherwin eb2b57b084
analogdevices: Use dump_meminit
Add `INIT_FILE` and `SIM_INIT_BEHAVIOR` parameters.
Add `init any` to non-full ADI ram blocks.
2025-11-10 17:23:41 +13:00
..
abc9_model.v Create synth_analogdevices 2025-11-09 15:44:34 +00:00
arith_map.v analogdevices: update timing model 2025-11-09 15:44:34 +00:00
brams.txt analogdevices: Use dump_meminit 2025-11-10 17:23:41 +13:00
brams_defs.vh Create synth_analogdevices 2025-11-09 15:44:34 +00:00
brams_map.v analogdevices: Use dump_meminit 2025-11-10 17:23:41 +13:00
cells_map.v Create synth_analogdevices 2025-11-09 15:44:34 +00:00
cells_sim.v analogdevices: Use dump_meminit 2025-11-10 17:23:41 +13:00
dsp_map.v analogdevices: DSP inference 2025-11-09 15:44:35 +00:00
ff_map.v test suite 2025-11-09 15:44:34 +00:00
lut_map.v analogdevices: use single tech param 2025-11-09 15:44:35 +00:00
lutrams.txt analogdevices: double LUT RAM cost 2025-11-09 15:44:35 +00:00
lutrams_map.v analogdevices: Add BRAM options 2025-11-09 15:44:35 +00:00
Makefile.inc analogdevices: remove cells_xtra 2025-11-09 15:44:35 +00:00
mux_map.v Create synth_analogdevices 2025-11-09 15:44:34 +00:00
retarget_map.v analogdevices: user retargeting 2025-11-09 15:44:34 +00:00
synth_analogdevices.cc analogdevices: Use dump_meminit 2025-11-10 17:23:41 +13:00