mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-26 13:53:34 +00:00
3 lines
81 B
Verilog
3 lines
81 B
Verilog
module test(input [1:0] in, output out);
|
|
assign out = (in[0] ^ in[1]);
|
|
endmodule
|