mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
Before this commit, these cells would accept any \B_SIGNED and in case of \B_SIGNED=1, would still treat the \B input as unsigned. Also fix the Verilog frontend to never emit such constructs. |
||
---|---|---|
.. | ||
aiger | ||
ast | ||
blif | ||
ilang | ||
json | ||
liberty | ||
rpc | ||
verific | ||
verilog |