mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-14 00:16:41 +00:00
10 lines
171 B
Verilog
10 lines
171 B
Verilog
|
|
// test cases found using vloghammer
|
|
// https://github.com/cliffordwolf/VlogHammer
|
|
|
|
module test01(a, y);
|
|
input [7:0] a;
|
|
output [3:0] y;
|
|
assign y = ~a >> 4;
|
|
endmodule
|
|
|