mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 17:14:08 +00:00
- Attempt to lookup a derived module if it potentially contains a port connection with elaboration ambiguities - Mark the cell if module has not yet been derived - This can be extended to implement automatic hierarchical port connections in a future change |
||
---|---|---|
.. | ||
aiger | ||
ast | ||
blif | ||
json | ||
liberty | ||
rpc | ||
rtlil | ||
verific | ||
verilog |