3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-15 13:25:48 +00:00
yosys/techlibs/intel
2026-05-22 18:39:42 +02:00
..
common
cyclone10lp
cycloneiv
cycloneive
max10
Makefile.inc
synth_intel.cc intel: register bram celltypes 2026-05-22 18:39:42 +02:00