mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-08 08:20:14 +00:00
Code Activity
yosys/backends
History
whitequark d8f2a1fda0
Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs 
write_cxxrtl: ignore disconnected module ports
2020-04-14 14:37:48 +00:00
..
aiger xaiger: add check for $__ABC9_DELAY model 2020-04-13 19:11:23 -07:00
blif kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
btor kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
cxxrtl Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs 2020-04-14 14:37:48 +00:00
edif kernel: use more ID::* 2020-04-02 07:14:08 -07:00
firrtl kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
ilang
intersynth Clean up pseudo-private member usage in backends/intersynth/intersynth.cc. 2020-04-01 06:32:09 +00:00
json
protobuf
simplec kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
smt2 Support custom PROGRAM_PREFIX 2020-04-10 10:38:40 +02:00
smv kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
spice kernel: use more ID::* 2020-04-02 07:14:08 -07:00
table
verilog write_verilog: fix precondition check. 2020-04-14 12:12:50 +00:00