mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	
				Strategically inserting the pending memory write in memory::update to keep the queue sorted allows us to skip the queue sort in memory::commit. The Minerva SRAM SoC runs ~7% faster as a result.  | 
			||
|---|---|---|
| .. | ||
| cxxrtl.cc | ||
| cxxrtl.h | ||
| Makefile.inc | ||