This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 01:54:10 +00:00
Code
Activity
e6d33513a5
yosys
/
frontends
History
Clifford Wolf
e6d33513a5
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
..
ast
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
ilang
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
liberty
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
verific
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
verilog
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00
vhdl2verilog
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00