3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-08 15:12:21 +00:00
yosys/kernel
2025-08-21 17:56:55 -07:00
..
binding.cc
binding.h
bitpattern.h
calc.cc
cellaigs.cc
cellaigs.h
celledges.cc
celledges.h
celltypes.h celltypes: Comment pointing to ConstEval 2025-08-12 10:57:59 +12:00
compute_graph.h
consteval.h consteval: Fix $bwmux handling 2025-08-12 10:57:58 +12:00
constids.inc Add raise_error pass 2025-07-29 11:39:50 +12:00
cost.cc
cost.h
driver.cc driver.cc: Don't split options on commas 2025-06-13 10:31:53 +12:00
drivertools.cc
drivertools.h
ff.cc
ff.h
ffinit.h Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 2025-08-14 22:29:45 +00:00
ffmerge.cc
ffmerge.h Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 2025-08-14 22:29:45 +00:00
fmt.cc
fmt.h
fstdata.cc
fstdata.h
functional.cc functional.cc: Explicit unsorted-pool-as-LIFO 2025-05-31 09:57:43 +12:00
functional.h
gzip.cc
gzip.h
hashlib.h Merge from upstream 2025-08-21 17:56:55 -07:00
io.cc Fix vararg alignment 2025-08-15 05:43:53 +00:00
io.h Making stringf() use the format conversion specs as-is without widening them. 2025-07-31 10:54:56 +00:00
json.cc
json.h Reapply "Add groups to command reference" 2025-08-06 13:52:12 +12:00
log.cc Merge pull request #5183 from YosysHQ/emil/test-diagnostics 2025-08-08 14:46:25 +02:00
log.h Merge branch 'YosysHQ:main' into main 2025-08-08 10:37:08 -07:00
log_help.cc log_help: Fix mem leaks 2025-08-06 13:52:12 +12:00
log_help.h log_help: Fix mem leaks 2025-08-06 13:52:12 +12:00
macc.h
mem.cc
mem.h
modtools.h
qcsat.cc
qcsat.h
register.cc log_help: Fix mem leaks 2025-08-06 13:52:12 +12:00
register.h kernel/register.h: whitespace 2025-08-06 21:34:37 +01:00
rtlil.cc Bump Yosys to latest 2025-08-13 13:37:37 -07:00
rtlil.h Bump Yosys to latest 2025-08-13 13:37:37 -07:00
satgen.cc
satgen.h equiv_simple: refactor 2025-08-08 01:35:33 +02:00
scopeinfo.cc
scopeinfo.h
sexpr.cc
sexpr.h
sigtools.h Compute is_port in AbcPass without iterating through all cells and wires in the module every time we run ABC. 2025-08-14 22:29:45 +00:00
tclapi.cc
timinginfo.h
topo_scc.h
utils.h
yosys.cc Merge from upstream 2025-06-25 22:11:00 -07:00
yosys.h
yosys_common.h Merge from upstream 2025-08-21 17:56:55 -07:00
yw.cc
yw.h