mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 13:53:40 +00:00
Code Activity
yosys/backends/firrtl
History
Jim Lawson 73b87e7807 Refine memory support to deal with general Verilog memory definitions.
2019-04-01 15:02:12 -07:00
..
.gitignore
firrtl.cc Refine memory support to deal with general Verilog memory definitions. 2019-04-01 15:02:12 -07:00
Makefile.inc
test.sh More progress on Firrtl backend. 2017-02-13 11:17:53 -08:00
test.v More progress on Firrtl backend. 2017-02-13 11:17:53 -08:00