3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
yosys/techlibs/xilinx/xcup_urams.txt
David Shah 3506eaf290 xilinx: Add URAM288 mapping for xcup
Signed-off-by: David Shah <dave@ds0.me>
2019-10-23 11:47:44 +01:00

20 lines
256 B
Plaintext

bram $__XILINX_URAM288
init 0
abits 12
dbits 72
groups 2
ports 1 1
wrmode 0 1
enable 1 9
transp 0 0
clocks 2 2
clkpol 2 2
endbram
match $__XILINX_URAM288
min bits 131072
min efficiency 15
shuffle_enable B
make_transp
endmatch