3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-08 23:21:20 +00:00
yosys/techlibs/microchip
2026-07-20 12:27:18 +02:00
..
arith_map.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
brams_defs.vh End of file fix 2026-06-23 07:23:41 +02:00
cells_map.v End of file fix 2026-06-23 07:23:41 +02:00
cells_sim.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
CMakeLists.txt Migrate build system to CMake 2026-06-03 08:58:10 +00:00
LSRAM.txt Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
LSRAM_map.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
microchip_dffopt.cc WIP migration to twine 2026-07-20 12:27:18 +02:00
microchip_dsp.cc WIP migration to twine 2026-07-20 12:27:18 +02:00
microchip_dsp.pmg WIP migration to twine 2026-07-20 12:27:18 +02:00
microchip_dsp_cascade.pmg WIP 2026-07-20 12:27:02 +02:00
microchip_dsp_CREG.pmg WIP migration to twine 2026-07-20 12:27:18 +02:00
polarfire_dsp_map.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
synth_microchip.cc Add check before flatten in synth_*. 2026-05-05 14:06:58 +02:00
uSRAM.txt Remove trailing whitespaces 2026-06-23 07:24:59 +02:00
uSRAM_map.v Remove trailing whitespaces 2026-06-23 07:24:59 +02:00