This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-08-08 23:21:20 +00:00
Code
Activity
e41ea6788e
yosys
/
techlibs
/
intel_alm
History
Emil J. Tywoniak
8042d0dc77
Revert "intel: register bram celltypes"
...
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-07-17 23:38:01 +02:00
..
common
Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
cyclonev
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
CMakeLists.txt
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
synth_intel_alm.cc
Revert "intel: register bram celltypes"
2026-07-17 23:38:01 +02:00