mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-08 18:31:51 +00:00
Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design. |
||
---|---|---|
.. | ||
.gitignore | ||
firrtl.cc | ||
Makefile.inc | ||
test.sh | ||
test.v |