mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 11:25:53 +00:00
4 lines
102 B
Verilog
4 lines
102 B
Verilog
module test(input [3:0] A, B,
|
|
output [3:0] Y, Z);
|
|
assign Y = A + B, Z = B + A;
|
|
endmodule
|