mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-28 11:25:53 +00:00
3 lines
76 B
Verilog
3 lines
76 B
Verilog
module test(input A, output Y, Z);
|
|
assign Y = A == A, Z = A != A;
|
|
endmodule
|