This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-07 18:05:24 +00:00
Code
Activity
e275e8eef9
yosys
/
passes
History
Clifford Wolf
e275e8eef9
Add support for cell arrays
2014-06-07 11:48:50 +02:00
..
abc
- kernel/register.h, kernel/driver.cc: refactor rewrite_yosys_exe()/get_share_file_name() to portable proc_self_dirname()/proc_share_dirname().
2014-03-12 23:17:14 +01:00
cmds
added tee cmd
2014-06-03 09:23:31 +02:00
fsm
Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys
2014-03-11 14:24:24 +01:00
hierarchy
Add support for cell arrays
2014-06-07 11:48:50 +02:00
memory
Fixed log messages in memory_dff
2014-06-01 11:32:27 +02:00
opt
Fixed bug in opt_reduce (see vloghammer issue_044)
2014-05-12 12:45:47 +02:00
proc
Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arst
2014-02-21 23:34:45 +01:00
sat
added log_header to miter and expose pass, show cell type for exposed ports
2014-05-28 18:05:38 +02:00
techmap
be more verbose when techmap yielded processes
2014-05-26 17:13:41 +02:00