mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 13:29:12 +00:00 
			
		
		
		
	Replaces double quotes on problematic regex strings (mostly ones that have escape sequences that are easier to preserve in single quotes). Necessitates also changing single quotes to `.`, i.e match any. For some (mostly ones that only have a single escaped character, or were using `\.` to match a literal fullstop) keep the double quotes and fix the regex instead.
		
			
				
	
	
		
			79 lines
		
	
	
	
		
			1.6 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			79 lines
		
	
	
	
		
			1.6 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
read_rtlil << EOT
 | 
						|
module \top
 | 
						|
  wire input 1 \A
 | 
						|
  wire output 2 \Y
 | 
						|
  cell \sg13g2_and2_1 \sub
 | 
						|
    connect \A \A
 | 
						|
    connect \B 1'0
 | 
						|
    connect \Y \Y
 | 
						|
  end
 | 
						|
end
 | 
						|
EOT
 | 
						|
logger -expect log 'Chip area for module .\\top.: 9.072000' 1
 | 
						|
logger -expect-no-warnings
 | 
						|
logger -expect log "        1    9.072 cells" 1
 | 
						|
logger -expect log "        1    9.072   sg13g2_and2_1" 1
 | 
						|
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz
 | 
						|
 | 
						|
 | 
						|
design -reset
 | 
						|
read_rtlil << EOT
 | 
						|
module \top
 | 
						|
  wire input 1 \A
 | 
						|
  wire output 2 \Y
 | 
						|
  wire output 3 \N
 | 
						|
 | 
						|
  cell \sg13g2_and2_1 \sub1
 | 
						|
    connect \A \A
 | 
						|
    connect \B 1'0
 | 
						|
    connect \Y \Y
 | 
						|
  end
 | 
						|
 | 
						|
  cell \child \sequential
 | 
						|
    connect \A \A
 | 
						|
    connect \B 1'0
 | 
						|
    connect \R 1'0
 | 
						|
    connect \Y \Y
 | 
						|
    connect \N \N
 | 
						|
  end
 | 
						|
 | 
						|
  cell \child \sequential1
 | 
						|
    connect \A \A
 | 
						|
    connect \B 1'0
 | 
						|
    connect \R 1'0
 | 
						|
    connect \Y \Y
 | 
						|
    connect \N \N
 | 
						|
  end
 | 
						|
 | 
						|
  cell \sg13g2_and2_1 \sub2
 | 
						|
    connect \A \A
 | 
						|
    connect \B 1'0
 | 
						|
    connect \Y \Y
 | 
						|
  end
 | 
						|
end
 | 
						|
 | 
						|
module \child
 | 
						|
  wire input 1 \A
 | 
						|
  wire input 2 \B
 | 
						|
  wire input 3 \R
 | 
						|
 | 
						|
  wire output 4 \Y
 | 
						|
  wire output 5 \N
 | 
						|
 | 
						|
  cell \sg13g2_dfrbp_1 \sequential_ff
 | 
						|
    connect \CLK \A
 | 
						|
    connect \D \B
 | 
						|
    connect \Q \Y
 | 
						|
    connect \Q_N \N
 | 
						|
    connect \RESET_B \R
 | 
						|
  end
 | 
						|
 | 
						|
end
 | 
						|
EOT
 | 
						|
logger -expect log 'Chip area for top module .\\top.: 112.492800' 1
 | 
						|
logger -expect log "of which used for sequential elements: 94.348800" 1
 | 
						|
logger -expect log "2   18.144 cells" 1 
 | 
						|
logger -expect log "4  112.493 cells" 1
 | 
						|
logger -expect log "2   94.349   sg13g2_dfrbp_1" 1
 | 
						|
logger -expect-no-warnings
 | 
						|
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz -top \top
 |