mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-02 05:15:55 +00:00
Code Activity
yosys/tests/iwls2005/usb_phy/timescale.v
Clifford Wolf 7764d0ba1d initial import
2013-01-05 11:13:26 +01:00

1 line
22 B
Verilog
Raw Blame History

`timescale 1ns / 10ps
View git blame Copy permalink