mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Replace leftover `opt` example source/images with examples specific to the `opt_*` pass. Currently has images for `opt_expr`, `opt_merge`, `opt_muxtree`, and `opt_share`. Also includes some other TODO updates.
		
			
				
	
	
		
			18 lines
		
	
	
	
		
			254 B
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			18 lines
		
	
	
	
		
			254 B
		
	
	
	
		
			Text
		
	
	
	
	
	
read_verilog <<EOT
 | 
						|
 | 
						|
module uut(
 | 
						|
    input  [3:0] a, b,
 | 
						|
    output [3:0] y, z
 | 
						|
);
 | 
						|
    assign y = a + b;
 | 
						|
    assign z = b + a;
 | 
						|
endmodule
 | 
						|
 | 
						|
EOT
 | 
						|
 | 
						|
copy uut after
 | 
						|
opt_merge after
 | 
						|
clean
 | 
						|
 | 
						|
show -format dot -prefix opt_merge_full -notitle -color cornflowerblue uut
 | 
						|
 |