mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
dbc38d72cf
Code now resides in `docs/source/code_examples`. `CHAPTER_Prog` -> `stubnets` `APPNOTE_011_Design_Investigation` -> `selections` and `show` `resources/PRESENTATION_Intro` -> `intro` `resources/PRESENTATION_ExSyn` -> `synth_flow` `resources/PRESENTATION_ExAdv` -> `techmap`, `macc`, and `selections` `resources/PRESENTATION_ExOth` -> `scrambler` and `axis` Note that generated images are not yet configured to build from the new code locations.
5 lines
112 B
Text
5 lines
112 B
Text
read_verilog -sv axis_master.v axis_test.v
|
|
hierarchy -top axis_test
|
|
|
|
proc; flatten;;
|
|
sat -seq 50 -prove-asserts
|