mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-30 18:59:14 +00:00
Code Activity
yosys/frontends/rtlil
History
Marcelina Kościelnicka 009940f56c rtlil: Make Process handling more uniform with Cell and Wire. 
- add a backlink to module from Process
- make constructor and destructor protected, expose Module functions
  to add and remove processes
2021-07-12 00:47:34 +02:00
..
.gitignore
Makefile.inc
rtlil_frontend.cc
rtlil_frontend.h
rtlil_lexer.l
rtlil_parser.y rtlil: Make Process handling more uniform with Cell and Wire. 2021-07-12 00:47:34 +02:00