mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-02 12:37:53 +00:00
Add error checking for reg/wire/logic misuse - PR now passes 'make test' (plus a new test) |
||
|---|---|---|
| .. | ||
| ast | ||
| blif | ||
| ilang | ||
| json | ||
| liberty | ||
| verific | ||
| verilog | ||