3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-02 08:10:46 +00:00
yosys/techlibs/greenpak4
Joachim Strömbergson 2fcb61adb5
Change to use blocking assignments in non-clocked processes.
Signed-off-by: Joachim Strömbergson <joachim@assured.se>
2025-04-23 17:21:32 +02:00
..
cells_blackbox.v
cells_latch.v greenpak4: Can now techmap inferred D latches (without set/reset or output inverter) 2016-12-10 18:46:36 +08:00
cells_map.v
cells_sim.v Refactoring: moved modules still in cells_sim to cells_sim_wip 2017-09-01 06:44:15 -07:00
cells_sim_ams.v
cells_sim_digital.v Change to use blocking assignments in non-clocked processes. 2025-04-23 17:21:32 +02:00
cells_sim_wip.v
gp_dff.lib
greenpak4_dffinv.cc rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
Makefile.inc
synth_greenpak4.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00