mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 21:08:47 +00:00
4 lines
54 B
Verilog
4 lines
54 B
Verilog
module test(output out);
|
|
assign out = 1'b0;
|
|
endmodule
|