This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-23 00:37:38 +00:00
Code
Activity
df69febb1e
yosys
/
techlibs
/
xilinx
History
…
..
tests
.gitignore
Added support for initialized xilinx brams
2015-04-06 17:07:10 +02:00
abc9_map.v
abc9_model.v
abc9_unmap.v
arith_map.v
brams_init.py
cells_map.v
cells_sim.v
cells_xtra.py
cells_xtra.v
lut4_lutrams.txt
lut6_lutrams.txt
lut_map.v
lutrams_map.v
Makefile.inc
mux_map.v
synth_xilinx.cc
xc2v_brams.txt
xc2v_brams_map.v
xc3s_mult_map.v
xc3sa_brams.txt
xc3sda_brams.txt
xc3sda_dsp_map.v
xc4v_dsp_map.v
xc5v_dsp_map.v
xc6s_brams.txt
xc6s_brams_map.v
xc6s_dsp_map.v
xc6s_ff_map.v
xc7_brams_map.v
xc7_dsp_map.v
xilinx: Support multiplier mapping for all families.
2019-10-22 18:06:57 +02:00
xc7_ff_map.v
xc7_xcu_brams.txt
xcu_brams_map.v
xcu_dsp_map.v
xcup_urams.txt
xcup_urams_map.v
xilinx_dffopt.cc