mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 03:32:29 +00:00
8 lines
75 B
Verilog
8 lines
75 B
Verilog
module top;
|
|
sub s0();
|
|
foo f0();
|
|
endmodule
|
|
|
|
module foo;
|
|
sub s0();
|
|
endmodule
|