mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-24 00:14:36 +00:00
Code Activity
yosys/tests/arch
History
Eddie Hung de79978372
xilinx: do not make DSP48E1 a whitebox for ABC9 by default (#2325) 
* xilinx: eliminate SCCs from DSP48E1 model

* xilinx: add SCC test for DSP48E1

* Update techlibs/xilinx/cells_sim.v

* xilinx: Gate DSP48E1 being a whitebox behind ALLOW_WHITEBOX_DSP48E1

Have a test that checks it works through ABC9 when enabled
2020-09-23 09:15:24 -07:00
..
anlogic Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
common intel_alm: Add multiply signedness to cells 2020-08-26 22:50:16 +02:00
ecp5 Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
efinix Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
gowin Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
ice40 synth_ice40: Use opt_dff. 2020-07-30 22:26:20 +02:00
intel_alm intel_alm: Add multiply signedness to cells 2020-08-26 22:50:16 +02:00
xilinx xilinx: do not make DSP48E1 a whitebox for ABC9 by default (#2325) 2020-09-23 09:15:24 -07:00
run-test.sh tests: extend tests/arch/run-tests.sh for defines 2020-03-05 08:08:32 -08:00