3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
yosys/tests/various/countbits.ys
George Rennie dfa8453102 tests: remove -seq 1 from sat with -tempinduct where possible
* When used with -tempinduct mode, -seq <N> causes assertions to be
  ignored in the first N steps. While this has uses for reset modelling,
  for these test cases it is unnecessary and could lead to failures
  slipping through uncaught
2024-10-03 16:39:17 +02:00

8 lines
142 B
Text

read_verilog -sv countbits.sv
hierarchy
proc
flatten
opt -full
select -module top
async2sync
sat -verify -tempinduct -prove-asserts -show-all