yosys/tests/hana/test_intermout_exprs_unaryplus_test.v at dd23e9a9dbe4db96423a797f2383e79093dd62bb - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 13:06:12 +00:00

Clifford Wolf 7764d0ba1d initial import

2013-01-05 11:13:26 +01:00

4 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule